(c) How can we optimize a switching activity?
5
Write short notes on the following:
(a) Design of 4-bit shifter

Low power design.

(b)

No. of Printed Pages: 04 Roll No.

AA-63

M. Tech. EXAMINATION, Dec. 2017

(First Semester)

(B. Scheme) (Main & Re-appear)

ECE/Industry Integrated

MTEC-505-B

DIGITAL VLSI DESIGN

Time: 3 Hours] [Maximum Marks: 75

Before answering the question-paper candidates should ensure that they have been supplied to correct and complete question-paper. No complaint, in this regard, will be entertained after the examination.

Note: Attempt *Five* questions in all, selecting at least *one* question from each Unit. All questions carry equal marks.

M-AA-63 4 170 (2-54/7) M-AA-63 P.T.O.

15

					()	
1.	(a)	Explain the VLSI design flow.	5			scaling with
	(b)	Explain how computer-aided d	esign			comp
		technology.	5		(b)	How
	(c)	What are small device models? Exp	olain.		()	as a
			5			
2.	(a)	How we can compute propagation d	elays			
		in VLSI circuits ?	7	5.	(a)	Wha
	(b)	What is Noise Margin ? How it a	ffects		(b)	Wha
		the operation of VLSI circuits ?	5			Expl
	(c)	Draw the circuit diagram of C	MOS		(c)	Expl
		inverter.	3			trigg
		Unit II	6.	6. Compare differentia		
2						ific de
3.	(a)	What are the rules of drawing	stick		-1	
		diagrams ?	5			
	(b)	Draw and explain inverter layout.	4			

Unit I

Explain switching characteristics

2

(c)

M-AA-63

CMOS.

4. (a) What is Scaling Factor? Explain, how ng is done in VLSI circuits? Explain the help of specific parameters and ponents. can we estimate resistance of CMOS performance parameter ? 7 **Unit III** t is clocked CMOS logic? Explain. t complimentary switch logic ? $7\frac{1}{2}$ ain. ain the working of CMOS schmitt $7\frac{1}{2}$ er. and contrast static, dynamic and l logic families with the help of esigns and circuits. 15 **Unit IV** Design 4 bit look ahead carry circuit. 5 7. (a) Explain the concept of Braun array. 5

3

P.T.O.

(2-54/8) M-AA-63

6