No. of Printed Pages: 03 Roll No.

AA-63

M. Tech. EXAMINATION, May 2018

(First Semester)

(B. Scheme) (Re-appear Only)

(ECE/INDUSTRY INTEGRATED)

MTEC505B

DIGITAL VLSI DESIGN

Time: 3 Hours [Maximum Marks: 75

Before answering the question-paper candidates should ensure that they have been supplied to correct and complete question-paper. No complaint, in this regard, will be entertained after the examination.

Note: Attempt *Five* questions in all, selecting *one* question from each Unit.

Unit I

1. (a) Explain design hierarchy of VLSI circuits.

5

(2-04/12) M-AA-63

P.T.O.

	(b)	Explain the concept of geome	tric scaling		(b)	Explain pass trai	nsistor lo	ogic.	5
		theory.	5		(c)	Explain complen	nentary s	switch logic	e. 5
	(c)	Write short note on noise ma	argin. 5	6.	Desi	gn the following	circuits	:	15
2.	(a) (b)	How can we compute power co of a VLSI circuit? Also expla power consumption be reduce Explain transfer characteristic inverter.	in how the ed? 7½		(a)(b)(c)	Sample and hold CMOS Schmitt Master-slave flip	trigger -flop.		
	Unit II			7.	(a)	Draw and expla	ain desi	gn of an A	ALV 7 ½
3.	Draw and explain layout for the following:				(b)		n of	carial nar	
	(i)	CMOS NAND gate			(b)	Explain designmultiplier.	n of	serial-par	7½
	(ii)	CMOS Ex-OR gate.	$7\frac{1}{2},7\frac{1}{2}$			manipher.			1 / 2
4.	(a)	Explain how scaling is done? What are		8.	Write short notes on the following:				
		the different issues involved	in it ? 7 ½		(a)	Low Power Des	ign		$7\frac{1}{2}$
	(b)	Explain how capacitance est	timation is		(b)	Optimization of	Switchir	ng Activity.	$7\frac{1}{2}$
		being done ?	7½						
		Unit III							
5.	(a)	What is CMOS domino logic	? Explain.						
			5						
M-AA-63		2		(2-04/13) M-AA-63		-AA-63	3		60