No. of Printed Pages: 04 Explain Design of PLL using CMOS. Roll No. $7\frac{1}{2}$ **BB-64** Write short notes on the following: M. Tech. EXAMINATION, May 2018 **OTA** Amplifier $7\frac{1}{2}$ (a) (Second Semester) $7\frac{1}{2}$ (b) Switched Capacitor. (B. Scheme) (Main & Re-appear) (ECE/Industry Integrated)

Time: 3 Hours [Maximum Marks: 75

MTEC508B

ANALOG VLSI DESIGN

Before answering the question-paper candidates should ensure that they have been supplied to correct and complete question-paper. No complaint, in this regard, will be entertained after the examination.

Note: Attempt any *Five* questions out of given eight at least *one* question from each Unit.

All questions carry equal marks.

M-BB-64 4 100 (3-15/15)M-BB-64 P.T.O.

		Unit 1		4.	Expl	lain the following:	.5
1.	(a)	Compare the phenomenon of strong	and		(a)	Gilbert Cell	
	()	weak inversion.	5		(b)	Cascade Amplifier	
	(b)	Draw the small signal model of Mo	OS.		(c)	Resistive Load.	
	\	Also explain the each component in small signal model account for.				Unit III	
	(c)	What do you mean by level-3 model		5.	(a)	Design a two stage MOS amplifier usin	ıg
	(•)	wind do you mount by lover o mount	3			OP-Amp. 7	1/2
2.	(a)	Explain, how MOS switch works ?	4		(b)	What is Op-amp stability and frequence compensation? Explain.	y ½
	(b)	CMOS Regulated cascade current sou		6.	(a)	Design a two-stage CMOS Comparator	r.
		is used for what purpose? Draw circuit and explain the working.	7		、 /		1/2
	(c)	Explain working of MOS Switch.	4		(b)	What are the various parameters involve	
		Unit II				in the design of a comparator usin CMOS? Explain in brief.	
3.	Writ	e short notes on the following:	15			Unit IV	
	(a)	Simple current mirror.		7	(-)	Daries - MCOin- CMOC	.1
	(b)	Widlar current mirror.		7.	(a)	Design a VCO using CMOS an Op-Amp. 75	
M-	BB-64	2		(3-1	5/16) M	-BB-64 3 P.T.C	Э.