No. of Printed Pages: 03	Roll No
--------------------------	---------

BB-765

M. Tech. EXAMINATION, Dec. 2017

(Second Semester)

(B. Scheme) (Re-appear Only)

ECE(VLSI)

MTVLSI-560

IC FABRICATION TECHNOLOGY

Time: 3 Hours [Maximum Marks: 75]

Before answering the question-paper candidates should ensure that they have been supplied to correct and complete question-paper. No complaint, in this regard, will be entertained after the examination.

Note: Attempt *Five* questions in all, selecting at least *one* question from each Unit. All questions carry equal marks.

(2-46/5) M-BB-765

P.T.O.

1.	(a)	Unit I Explain CZ technique of wafer		(b)	What are major drawbacks of wet etching? How is it removed? 7
1.	(a)	preparation. Calculate max pull rate for 6" wafer.	6.	(a)	Differentiate physical and chemical etching.
2.	(b) (a)	What are various epitaxial defects. 5 Compare epitaxy techniques. 5		(b)	Explain commonly used dry etching system. 8
	(b)	Discuss growth kinetics of VPE. 10			Unit IV
		Unit II	7.	Writ	e short notes on the following: 15
3.	(a) (b)	Compare wet and dry oxidation. 8 Graphically show masking property of SiO ₂ . 7		(i) (ii) (iii)	FDSOI 3-D CMOS Coulomb Blockade.
4.	(a) (b)	How does oxidation rate change with thickness of oxide? Discuss growth physics for diffusion from doped oxide source. 8	8.	(a) (b)	What are integration issues involved with ultra thin body SOI ? 8 How is FinFET different from MOSFET ? 7
		Unit III			
5.	(a)	Outline basic physics behind lithography. 8			

M-BB-765

2

(2-46/6) M-BB-765

3

30