8. (a) What are the applications of layout compaction?
$71 / 2$
(b) Explain the Constraint-Graph Based Hierarchical Compaction. 71/2

## CC-65

## M. Tech. EXAMINATION, May 2017

(Third Semester)
(Re-appear Only)
ECE(Industry Integrated)
MTEC-609-B
ALGORITHM FOR VLSI DESIGN

Time : 3 Hours]
[Maximum Marks : 75
Before answering the question-paper candidates should ensure that they have been supplied to correct and complete question-paper. No complaint, in this regard, will be entertained after the examination.

Note : Attempt Five questions in all, selecting at least one question from each Unit. All questions carry equal marks. Use of calculator is allowed.
P.T.O.

## Unit I

1. (a) Discuss different design styles involved in VLSI physical design.
$71 / 2$
(b) Distinguish between Depth-First search and Breadth-First search methods. 71/2
2. Partition the graph shown in Figure below, using Kernighan-Lin algorithm.

3. (a) Explain problems associated during placement in physical design process. $71 / 2$
(b) Discuss the Force Directed Placement algorithm.

## Unit III

5. (a) Discuss the different phases in global routing.$71 / 2$
(b) Explain Lee's and Soukup's Maze Routing algorithms. $71 / 2$
6. (a) What are the parameters associated with the routing problems and explain ? $71 / 2$
(b) Explain single layer routing algorithms.

## Unit IV

## Unit II

3. (a) Discuss the Classification of Pin Assignment Algorithms. 71/2
(b) Explain Integer programming based floor planning.
$71 / 2$
