- 7. A certain vector processor has a cycle time of 8 ns and meory cycle of 64 ns. It uses 8 modules and does not bypass requests in the memory buffer. For a sustained vector environment of two requests per cycle:
  - (a) What is requested (offered) memory bandwidth in Mbps ?
  - (b) What is achieved memory bandwidth in Mbps ?
  - (c) What is mean queue size of requests waiting for memory ?
- 8. (a) What do you mean by othogonal instruction set? Why is it so important in modern machines?
  - (b) Explain virtual address to real address translation process with suitable diagram.

10

No. of Printed Pages: 04 Roll No. .....

## 703

## B. Tech. EXAMINATION, May 2017

(Seventh Semester)

(Old Scheme) (Re-appear Only)

(CSE)

CSE-405(NEW)/CSE-401(OLD)

## ADVANCED COMPUTER ARCHITECTURE

Time: 3 Hours [Maximum Marks: 100

Before answering the question-paper candidates should ensure that they have been supplied to correct and complete question-paper. No complaint, in this regard, will be entertained after the examination.

**Note**: Attempt any *Five* questions. Each question carries equal marks.

M-703 4 160 (3-30/16)M-703 P.T.O.

- 1. Explain with the help of diagrams the following cache coherency protocols: 20
  - (a) Write Invalidate Protocol

- 2. (a) What are the different methods to detect the parallelism in a program? Briefly discuss each.
  - (b) How different addressing modes are helpful for computer programmers?
     Explain any three types of addressing modes.
- What are different types of clocking used during data transfer among registers? Discuss various types of clocking overheads for single rank registers.
- 4. What are different types of dependencies encountered during out-of-order execution and multiple instruction execution? How these dependencies are handled?
  20

(3-30/17)M-703

3

P.T.O.

**20** 

(b) Berkeley(c) Illinois.

- (a) Expected Waiting Time (T<sub>w</sub>)
- (b) Total access time

 $T_{access} = 120 \text{ ns. Find}$ :

(c) Mean total number of queued (waiting) requests

Suppose two processors (in a multiple

processor system) make a total of exactly two

references to memory every memory cycle

 $(T_c = 100 \text{ ns})$ . The memory consists of eight

low-order interleaved memory modules with

- (d) Offered memory bandwidth (references/sec)
- (e) Achieved memory bandwidth (references/sec).
- 6. (a) How the concept of colored pages is used in physically addressed caches?

  Explain its pro and cons.
  - (b) What is associative memory? Derive match logic for one word of associative memory?

M-703