No. of Printed Pages: 03	Roll No
--------------------------	---------

## W-621

## B. Tech. EXAMINATION, Dec. 2017

(Sixth Semester)

(Weekend) (Re-appear Only)

(ECE)

ECE-W-302

## MOS IC'S AND TECHNOLOGY

Time: 3 Hours [Maximum Marks: 100

Before answering the question-paper candidates should ensure that they have been supplied to correct and complete question-paper. No complaint, in this regard, will be entertained after the examination.

**Note**: Attempt any *Five* questions. All questions carry equal marks.

Explain N-MOS and CMOS fabrication process with neat diagrams.

(2-21/11) M-W-621

P.T.O.

- 2. (a) Give derivation for transcuductance Gm for MOS transistor.
  - (b) Find the drain current for an nMOS having:

$$\mu_n C_{ox} = 150 \ \mu A/V2,$$

$$W = 1 \mu m$$

 $L = 0.25 \mu m$ 

$$V_{GS} = 1.5 \text{ V}$$

$$V_{tn} = 0.5 \text{ V}$$

$$V_{DS} = 2.0 \text{ V}$$

- (c) Derive the CMOS Inverter DC characteristics, show all operating regions and explain it.
- 3. (a) What is photolithography? Explain its various steps in detail.10
  - (b) Explain the epitaxial growth process in IC fabrication. How it is done? Why is it neede?
- **4.** Explain the following:
  - (a) Resistance Estimation
  - (b) Capacitance Estimation. 10

2

M-W-621

- 5. Design the following function by using nMOS and CMOS logic. Explain why, NAND gate are preferred over NOR gate?
  20
- 6. What do you mean by power dissipation in MOS ICs? Out of NMOS and PMOS which one is having more power dissipation and why?
  20
- 7. What do you mean by power dissipation in MOS ICs? Out of NMOS and PMOS which one is having more power dissipation and why?
  20
- 8. Explain a two-phase non-overlapping clock generator with buffered output on both phases with the help of suitable diagram.20

(2-21/12) M-W-621

3

R-20