No. of Printed Pages: 03 Roll No.

D-113

B. Tech. EXAMINATION, May 2018

(Fourth Semester)

(Old Scheme) (Re-appear Only)

(IT)

IT204

COMPUTER ORGANIZATION AND ARCHITECTURE

Time: 3 Hours [Maximum Marks: 100

Before answering the question-paper candidates should ensure that they have been supplied to correct and complete question-paper. No complaint, in this regard, will be entertained after the examination.

Note: Attempt *Five* questions in all, selecting at least *one* question from each Unit.

(2-35/15) M-D-113

P.T.O.

Unit I

1.	(a)	1		
		Computers. 10		
	(b)	Differentiate between the following:		
		(i) RISC and CISC		
		(ii) Fixed length and variable length		
		instruction formats. 5+5		
2.	(a)			
		control unit. 10		
	(b)	Explain the following addressing modes		
		with example: 5+5		
		(i) Indexed Addressing Mode		
		(ii) Register Addressing Mode.		
Unit II				
2	Who	t are different CDII architecture types ?		
3.		t are different CPU architecture types?		
	Expl	ain any two. 20		

4. (a) What is micro instruction sequencing?

unit design method

Differentiate between hardwired control

programmed control unit design method.

and

Unit III

5.	(a) (b)	What is memory hierarchy? Explain its importance. Explain set associative cache organization scheme. 12		
6.	(a) (b)	•		
Unit IV				
7.	(a) (b)	1		
8.	(a) (b)	Write goals of Parallelism. 10 Write short note on the multiprocessor system. 10		

M-D-113 2

Explain.

(2-35/16) M-D-113

3

80

10

10

micro