8. Write short notes on any *two* of the following: No. of Printed Pages: 04 Roll No. Parallel Multiplier (a) **AA-763** 4-bit shifter (b) PLA. 15 (c) M. Tech. EXAMINATION, May 2018 (First Semester) (B. Scheme) (Re-appear Only) ECE(VLSI) MTVLSI505 DIGITAL CMOS IC DESIGN *Time* : 3 *Hours*] [Maximum Marks: 75 Before answering the question-paper candidates should ensure that they have been supplied to correct and complete question-paper. No complaint, in this regard, will be entertained after the examination. Note: Attempt Five questions in all, selecting at least one question from each Unit. All questions carry equal marks.

20

M-AA-763

(2-13/15) M-AA-763

P.T.O.

Unit I

- (a) Derive the CMOS Inverter DC characteristics, show all operating regions and explain it.
 - (b) What are the advantages of CMOS inverter over the other inverter configurations?
- 2. (a) Calculate Propagation delay T_{PHL} for CMOS inverter.
 - (b) Find the drain current for an nMOS having:

$$\mu_n C_{ox} = 150 \ \mu \ A/V^2$$

$$W = 1 \mu m$$

$$L = 0.25 \mu m$$

$$V_{GS} = 1.5 \text{ V}$$

$$V_{tn} = 0.5 \text{ V}$$

$$V_{DS} = 2.0 \text{ V}$$

Unit II

3. (a) What do you mean by layout why is it essentials in VLSI design? 6

2

M-AA-763

- (b) What do you mean by Stick diagram?

 Draw the stick diagram for two inputs

 NAND Gate.

 9
- **4.** What are different MOSFET Capacitances? Discuss each of them with their origins. **15**

Unit III

- 5. Design the following function by using both transmission gate and CMOS logic: 15
 - (a) Three input NOR Gate
 - (b) F = (AB + C)D
- 6. (a) Why CMOS Nand gate preffered than CMOS Nor gate for implementing combination logic circuits.6
 - (b) Explain high performance dynamic CMOS circuit with suitable diagram. 9

Unit IV

7. Explain ALU and design 4-bit adder, shift register and multiplier by using MOSFET. 15

(2-13/16) M-AA-763

3

P.T.O.