No. of Printed Pages: 03 Roll No.

BB-765

M. Tech. EXAMINATION, Dec. 2018

(Second Semester)

(B. Scheme) (Re-appear Only)

ECE(VLSI)

MTVLSI560

IC FABRICATION TECHNOLOGY

Time: 3 Hours [Maximum Marks: 75

Before answering the question-paper candidates should ensure that they have been supplied to correct and complete question-paper. No complaint, in this regard, will be entertained after the examination.

Note: Attempt *Five* questions in all, selecting at least *one* question from each Unit.

Unit I

1. (a) How does surface contamination effect single crystal silicon growth? 5
(2-24/10) M-BB-765 P.T.O.

2.	(b) (c) (a)	Discuss safety considerations in epitax process. Explain various epitaxial defects. Discuss reaction kinetics of Vapour Phate Epitaxy.	5 5	6.	(a) (b)	Discuss various types of and expectations from metallisation. 5 What are properties of plasma and how these are used for etching? 10
	(b)	Differentiate Vapour Phase Epitaxy a				Unit IV
		Molecular Beam Epitaxy.	8	7.	(a)	Explain Ballistic transport in MOSFET.
		Unit II				7
3.	(a)	Compare techniques and consideration dry and wet oxidation.	of 10		(b)	What are various design considerations in ultra small metallic tunnel functions?
	(b)	Discuss various masking properties ${\rm SiO}_2$.	of 5	8.	(a)	8 Discuss design issues in ultrathin body
4.	Give	mathematical model of diffusion from	n a		()	SOI. 8
	chen	nical source and doped oxide source.	15		(b)	Explain fabrication steps of vertical
		Unit III				transistors. 7
5.	(a)	Name various optical and electron resis	sts. 5			
	(b)	Differentiate isotropic and anisotropic etching.	pic 5			
	(c)	Discuss Trench etching.	5			

M-BB-765

2

(2-24/11) M-BB-765

3

70